Gate-voltage dependence of low-frequency noise in GaN/AlGaN heterostructure field-effect transistors

A. Balandin

The gate-voltage dependence of low-frequency noise in GaN/AlGaN heterostructure field-effect transistors has been investigated in the linear and sub saturation regions. Analysis of experimental data for different transistors indicates that for all examined biases the noise spectrum is dominated by the channel noise rather than noise originating in the series resistors. The obtained results shed new light on the noise sources and may lead to improvements in the noise performance of GaN transistors.

**Introduction:** The low-frequency (1/f) noise in GaN/AlGaN heterostructure field-effect transistors (HFETs) is currently attracting much attention (y is a parameter close to 1). This is due to the demonstrated potential of GaN HFETs for high-power and high frequency applications [1, 2], as well as to some unusual properties of 1/f noise in these devices. The latter include a high noise spectral density, several order of magnitude differences in the Hooge parameter extracted for similar devices, large deviation of y from 1, and strong dependence of y on the applied gate bias. It also appears to be impossible to describe the noise in GaN/AlGaN HFETs with the models developed for conventional Si and GaAs devices [2-5]. Discrepancies in the data reported by different groups have prompted suggestions that the noise may be due in large part not to the device channels but to series resistors at the drain and source sides of the channel or to some un gaged parasitic channels [6]. Taking into account the state-of-the-art quality of GaN material, this suggestion seems feasible. In this Letter I report results that may help to locate the dominant noise source in GaN HFETs.

**Table 1:** Parameters of GaN/AlGaN HFETs

<table>
<thead>
<tr>
<th>Device</th>
<th>Lch</th>
<th>W</th>
<th>μ</th>
<th>n0</th>
<th>Substrate</th>
</tr>
</thead>
<tbody>
<tr>
<td>D</td>
<td>1.0</td>
<td>50 x 2</td>
<td>613</td>
<td>9 x 10^13</td>
<td>SiC</td>
</tr>
<tr>
<td>C</td>
<td>1.0</td>
<td>50 x 2</td>
<td>616</td>
<td>1.1 x 10^13</td>
<td>SiC</td>
</tr>
<tr>
<td>E</td>
<td>0.25</td>
<td>40 x 2</td>
<td>460</td>
<td>1.5 x 10^13</td>
<td>Sapphire</td>
</tr>
<tr>
<td>F</td>
<td>0.25</td>
<td>40 x 2</td>
<td>460</td>
<td>1.6 x 10^13</td>
<td>Sapphire</td>
</tr>
</tbody>
</table>

**Devices under test:** One of the ways to distinguish different noise sources in a device under test is to study the gate voltage dependence of the relative drain current noise spectral density. The formalism developed by Peransin et al. [7] enables us to determine when the noise is dominated by the channel contribution, and when it is dominated by the excess noise coming from series resistances (poor contacts, etc.). Gate voltage dependence has also been used to distinguish between surface trapping noise and volume mobility fluctuation noise mechanisms [8]. The GaN HFET parameters selected for this study are summarised in Table 1. A detailed structure of these devices was given in [2]. The breakdown voltage for the devices is close to 80V. The channel conductance Gch = 1/Rch is proportional to the effective gate voltage Vg = Vgs - Vt in the linear region. The latter approximately holds even in the sub saturation region shown in Fig. 1.

**Soundness of Electrostatics:**  

\[
\gamma = \frac{g_m}{2L_{ch}} = \frac{\varepsilon_S}{2L_{ch}} = \frac{1}{2L_{ch}}
\]

\[
S_R = S_{R_{ch}} + S_{R_c} = \frac{\alpha_c R_c^2}{S_{ch}} + S_{R_c} \approx \frac{\alpha_c \mu_t R_c^3}{L_{ch}^2} + S_{R_c} \quad (1)
\]

where f is the frequency, \( \mu \) is the charge of an electron, \( \alpha_c \) is the mobility, \( L_{ch} \) is the channel length, \( N_{ch} = L_{ch}^2/\pi \sigma_s R_{ch} \) is the total number of carriers in the channel, and \( \alpha_c \) is the Hooge parameter. Since the first term in eqn. 1 is inversely proportional to \( V_g \), and the second term does not depend on \( V_g \), there are four possible gate-bias dependencies for the relative noise spectral density \( S/R \).

Some of them are stated below. If the resistance and noise are dominated by the channel of the device, e.g. \( R_{ch} >> R_c \) and \( S_{R_{ch}} >> S_{R_c} \), then \( S/R = S_{R_{ch}}/R_{ch}^2 = \sigma_s/2L_{ch}^2 \). If the total resistance is dominated by a series resistance but the noise mostly stems from the channel, then \( S/R = S_{R_{ch}}/R_{ch}^2 = \sigma_s/2L_{ch}^2 \). If both resistance and noise are dominated by the series resistance then, according to eqn. 1, there should be no \( V_g \) dependence. This analysis is rather general and can be applied to different FET and
HEMT-type devices, including GaN devices, since the only simplifications used were a homogeneous channel approximation and the Hooge empirical relation.

![Fig. 3 Drain-current noise spectral density against effective gate bias in subsaturation region](image)

$V_{DS} = 5.0\, \text{V}, f = 1.0\, \text{kHz}$

- $\Delta D$
- $\bullet E$
- $\Delta F$

$1/V_G$ and $1/V_G^3$ dependencies are shown for comparison

**Experimental results:** The low-frequency noise characteristics of GaN/AlGaN HFETs have been measured over a wide range of biasing conditions from the linear ($V_{DS} = 0.5\, \text{V}$) to subsaturation ($V_{DS} = 5.0\, \text{V}$) regions. The measurements have been carried out using a low-noise amplifier with three stages, a dynamic signal analyser and bias power supplies [2, 5]. The noise spectral density in the frequency range $0.01$–$100\, \text{kHz}$ was determined to be of $1/f$ type with $y$ varying from 1.0 to 1.3. The normalised drain current noise spectral density $S_{ID}/f$ for fixed frequency $f = 1.0\, \text{kHz}$ is shown in Figs. 2 and 3 as a function of the effective gate voltage in the linear and subsaturation regions, respectively. It can be clearly seen in Fig. 2 that in the examined range of biases, the noise spectral density is approximately inversely proportional to the effective gate bias. According to eqn. 1, it means that in the Ohmic regime the dominant noise contribution is from the device channel rather than from parasitic series resistors. In the subsaturation region (Fig. 3), the noise spectral density has two different regions characterised by the dependence $S_{ID}/f = |V_G^n|$, where $n$ is close to 1 (for $V_G < 3\, \text{V}$), or is equal to or greater than 3. This still corresponds to the case when the dominant noise source is in the device channel. Some deviations from the gate-bias power laws derived from eqn. 1 can be traced back to the channel conductance dependence (see Fig. 1). Experimental errors may have also contributed to the discrepancy.

**Conclusions:** Experimental data, reported in this Letter, reveal that the noise spectral density in GaN/AlGaN HFETs is inversely proportional to the effective gate voltage over a wide range of biases. The presented quantitative analysis suggests that the dominant noise source is located in the device channel rather than in poor ohmic contacts or series resistors. This conclusion is important for obtaining further improvements in GaN/AlGaN transistor technology.

**Acknowledgments:** The author is indebted to K.L. Wang (UCLA), C.R. Viswanathan (UCLA), and S. Morozov (Institute of Microelectronics) for their help in this investigation.

**References**

6. Discussion at 2000 Workshop on Compound Semiconductor Materials and Devices (WOCEMMAD’00), San Diego, California, February 23, 2000

**Silicon planar ACCUFET: improved power MOSFET structure**

M.D. Bobde and B.J. Baliga

An improved power MOSFET structure in silicon, called the planar ACCU/mulation channel field effect transistor (planar ACCUFET) is proposed. In this device, the P base and the deep P regions of the conventional DMOSFET are replaced by a depleted N-type base region created using a buried P region. Numerical simulations show that the planar ACCUFET has good forward blocking characteristics with low leakage current. The specific on-resistance, as well as the gate charge of the planar ACCUFET are lower than those of a DMOSFET with the same voltage rating. Furthermore, the planar ACCUFET requires a smaller thermal budget for fabrication than the DMOSFET.

**Introduction:** Power MOSFETs are the most popular power transistors for low voltage (<200V) and high frequency switching applications [1]. Two important areas of improvement for the power MOSFET are the decrease in its conduction losses which are governed by its specific on-resistance ($R_{ON,sp}$) and its switching losses which depend on its parasitic input capacitances. A number of alternate MOSFET structures with lower $R_{ON,sp}$ have been proposed in the literature. These include the UMOSFET [2] which eliminates the parasitic JFET series resistance, and the COOL-MOS [3] which employs charge compensation to increase the doping in the drift region. However, the tradeoffs in all these devices is either an increase in the switching losses due to an increase in the gate capacitance, or a significant increase in the complexity of the fabrication process as compared to that of the standard DMOSFET process, or both. A new power MOSFET structure called the planar ACCUFET was proposed [4] and realised in SiC [5]. In this Letter, we extend the work to silicon and show that the silicon planar ACCUFET has a lower specific on-resistance than that of a DMOSFET, without entailing any of the above mentioned tradeoffs.

**Device structure and operation principle:** Cross-sections of the proposed device and the DMOSFET are shown in Figs. 1a and b, respectively. In the planar ACCUFET, the P base region of the conventional inversion channel devices is replaced by a depleted N-type base region formed by the presence of a buried P region under the MOS gate. The depth of the buried P region and the